Part Number Hot Search : 
1431T 13000 KBPC8005 XF0013W6 R2005 256SA MAX8586 320205B
Product Description
Full Text Search
 

To Download TSI106G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  tsi106 ? feature sheet features powerpc ? host bridge ? 2003 tundra semiconductor corporation. all rights reserved. document: 80c1000_fb001_02 - 1 - the tsi106 advantage the tundra semiconductor corporation (tundra) tsi106 powerpc host bridge provides proven system interconnect between powerpc host processors and the pci bus. pci support allows system designers to develop systems quickly using periph erals already designed for pci and the other standard interfaces available in the personal computer industry. the tsi106 integrates secondary ca che control and a high-performance memory controller that supports dram, sdram, rom, and flash rom. the tsi106 uses an advanced, 3.3-volt cmos process technology and is fully compatible with ttl devices. figure 1: tsi106 block diagram multiprocessor and l2 cache support the tsi106 supports a programmab le interface to microprocessors operating at bus frequencies up to 83 mhz. the tsi106 processor interface allows for a variety of system conf igurations by prov iding support for either a second processo r or a secondary l2 cache. the l2 cache control unit generates the arbitration and supp ort signals necessary to maintain a write-through or write- back lookaside cache. 32-bit address and data 25-33 mhz pci bus (rev. 2.1) 64-bit data/32-bit address 66-83 mhz bus 66 mhz, 64-bit bus dram, sdram, rom, flash up to 1-mbyte of sram 80c1000_bk001_01 ieee1149.1 boundary scan processor interface pci interface jtag memory interface l2 cache interface power management error/interrupt control configuration registers processor interface ? supports the following motorola processors: mpc603e, mpc740, mpc745, mpc750, mpc755, mpc7400, and mpc7410  supports the following ibm processors: powerpc 603e, powerpc 740, and powerpc 750  processor bus frequency up to 83 mhz  64-bit data bus and 32-bit address bus  supports either an ex ternal l2 cache or a secondary processor  full memory coherency supported memory interface  supports dram (page mode, edo), and sdram  64-bit data bus that operates up to 66 mhz  supports 1 to 8 banks built of x1, x4, x8, x9, x16 or x18 dram chips  1 gbyte of ram space, 16 mbytes of rom space  supports writing to flash eproms  supports parity or error-correcting code (ecc) pci interface  compliant with pci specification, (revision 2.1)  supports up to 33 mhz operation  read and write buffers to improve pci performance  supports concurrent transactions on processor and pci buses  3.3v/5v compatible package  304-pin, ceramic ball grid array (cbga)  package outline 21 mm x 25 mm, 1.27 pitch
tsi106: powerpc host bridge all registered trademarks are the property of their respective owners. information is subject to change without further notice. - 2 - contact information tundra semiconductor corporation 603 march road, kanata ontario, canada, k2k 2m5 phone: 613-592-0714 or 1-800-267-7231 fax: 613-592-1320 www.tundra.com features (continued) integrated memory controller the tsi106 memory interf ace controls processor an d pci interactions to main memory. it supports a variety of dram, sdram, rom, and flash rom configurations. the tsi106 also provides ecc support for dram memory devices, and parity for sdram devices. pci bus support the tsi106 pci interface connects th e processor and memory buses to the pci local bus without the need for glue logic. the tsi106 acts as both a master and target device on the pci bus. the pci interface supports bus frequencies up to 33 mhz. power management the tsi106 provides hardware support for four levels of power reduction: nap, doze, sleep, and suspend. the tsi106 design is fully static, allowing internal logic states to be preser ved during all power saving modes. secondary cache control  256-kbyte, 512-kbyte, 1-mbyte sizes  direct-mapped  provides support for either asynchronous sram, burst sram, or pipelined burst sram  supports external lookaside l2 cache controller other  ieee 1149.1-compliant, jtag boundary-scan interface  available in commercial (0 to 105c junction temperature) and industrial (-40 to 105c junc tion temperature) temperature ranges the tundra tsi106 provides proven system interconnect between powerpc host processors and the pci bus. part number information current tundra part number obsolete motorola part number TSI106G-66jb mpc106arx66cg TSI106G-66jbtr mpc106arx66cgr2 TSI106G-66kb mpc106arx66tg TSI106G-83jb mpc106arx83dg TSI106G-83kb mpc106arx83tg


▲Up To Search▲   

 
Price & Availability of TSI106G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X